View HY5V28CLF-H_2006083.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

hy5v28c (l)f 4banks x 4m x 8bits synchronous dram this document is a general product description and is subject to change without notice. hynix does not assume any responsibilit y for use of circuits described. no patent licenses are implied. rev. 0.1/sep. 01 description the hynix hy5v28c(l)f is a 134,217,728bit cmos synchronous dram, ideally suited for the main memory applica- tions which require large memory density and high bandwidth. hy5v28c(l)f is organized as 4banks of 4,194,304x8. hy5v28c(l)f is offering fully synchronous operation referenced to a positive edge of the clock. all inputs and outputs are synchronized with the rising edge of the clock input. the data paths are internally pipelined to achieve very high bandwidth. all input and output voltage levels are compatible with lvttl. programmable options include the length of pipeline (read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). a burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (this pipelined design is not restricted by a `2n` rule.) features ? single 3.3 0.3v power supply ? all device balls are compatible with lvttl interface ? 54ball fbga with 0.8mm of ball pitch ? all inputs and outputs referenced to positive edge of system clock ? data mask function by dqm ? internal four banks operation ? auto refresh and self refresh ? 4096 refresh cycles / 64ms ? programmable burst length and burst type - 1, 2, 4, 8 or full page for sequential burst - 1, 2, 4 or 8 for interleave burst ? programmable cas latency ; 2, 3 clocks ordering information part no. clock frequency power organization interface package hy5v28cf-6 166mhz normal 4banks x 4mbits x 8 lvttl 54ball fbga hy5v28cf-k 133mhz hy5v28cf-h 133mhz hy5v28cf-8 125mhz hy5v28cf-p 100mhz hy5v28cf-s 100mhz hy5v28clf-6 166mhz low power hy5v28clf-k 133mhz HY5V28CLF-H 133mhz hy5v28clf-8 125mhz hy5v28clf-p 100mhz hy5v28clf-s 100mhz
hy5v28c(l)f rev. 0.1/sep.01 3 ball configuration a b c d e f g h j 54 ball fbga 0.8 mm b a l l p i t c h vss dq7 vssq nc dq6 vddq nc dq5 vssq nc dq4 vddq nc clk vss dqm a11 cke nc a9 a8 a7 a6 vss a5 a4 nc 1 2 3 a b c d e f g h j vddq vddq vssq vssq vdd dq0 vdd vdd dq1 nc dq2 nc dq3 nc nc nc /cas /ras /we a3 a2 a0 a1 a10 /cs ba0 ba1 7 8 9 9 8 7 3 2 1 < top view > < bottom view >
hy5v28c(l)f rev. 0.1/sep. 01 4 ball description ball ball name description clk clock the system clock input. all other inputs are registered to the sdram on the rising edge of clk cke clock enable controls internal clock signal and when deactivated, the sdram will be one of the states among power down, suspend or self refresh cs chip select enables or disables all inputs except clk, cke and dqm ba0, ba1 bank address selects bank to be activated during ras activity selects bank to be read/written during cas activity a0 ~ a11 address row address : ra0 ~ ra11, column address : ca0 ~ ca9 auto-precharge flag : a10 ras , cas , we row address strobe, col- umn address strobe, write enable ras , cas and we define the operation refer function truth table for details dqm data input/output mask controls output buffers in read mode and masks input data in write mode dq0 ~ dq7 data input/output multiplexed data input / output ball v dd /v ss power supply/ground power supply for internal circuits and input buffers v ddq /v ssq data output power/ground power supply for output buffers nc no connection no connection
hy5v28c(l)f rev. 0.1/sep.01 5 functional block diagram 4mbit x 4banks x 8 i/o synchronous dram state machine a0 a1 a11 ba0 ba1 address buffers address registers mode registers row pre decoders column pre decoders column add counter row active column active burst counter data out control cas latency x decoders internal row counter dq0 dq1 dq6 dq7 refresh self refresh logic & timer pipe line control i/o buffer & logic bank select sense amp & i/o gate clk cke cs ras cas we dqm x decoders x decoders memory cell array y decoders x decoders 4mx8 bank 1 4mx8 bank 0 4mx8 bank 2 4mx8 bank3
hy5v28c(l)f rev. 0.1/sep.01 6 absolute maximum ratings note : operation at above absolute maximum rating can adversely affect device reliability. dc operating condition (t a =0 to 70 c ) note : 1.all voltages are referenced to v ss = 0v 2.v ih (max) is acceptable 5.6v ac pulse width with <=3ns of duration. 3.v il (min) is acceptable -2.0v ac pulse width with <=3ns of duration. ac operating test condition (t a =0 to 70 c , v dd =3.3 0.3v, v ss =0v) note : 1.output load to measure access times is equivalent to two ttl gates and one capacitor (50pf). for details, refer to ac/dc outp ut load circuit parameter symbol rating unit ambient temperature t a 0 ~ 70 c storage temperature t stg -55 ~ 125 c voltage on any ball relative to v ss v in , v out -1.0 ~ 4.6 v voltage on v dd relative to v ss v dd, v ddq -1.0 ~ 4.6 v short circuit output current i os 50 ma power dissipation p d 1w soldering temperature time t solder 260 10 c sec parameter symbol min typ max unit note power supply voltage v dd , v ddq 3.0 3.3 3.6 v 1 input high voltage v ih 2.0 3.0 v ddq + 0.3 v 1,2 input low voltage v il -0.3 0 0.8 v 1,3 parameter symbol value unit note ac input high / low level voltage v ih / v il 2.4/0.4 v input timing measurement reference level voltage vtrip 1.4 v input rise / fall time tr / tf 1 ns output timing measurement reference level voltage voutref 1.4 v output load capacitance for access time measurement c l 50 pf 1
hy5v28c(l)f rev. 0.1/sep.01 7 capacitance (t a =25 c , f=1mhz) output load circuit dc characteristics i (t a =0 to 70 c , v dd =3.3 0.3v) note : 1.v in = 0 to 3.6v, all other balls are not under test = 0v 2.d out is disabled, v out =0 to 3.6v parameter ball symbol -6/k/h -8/p/s unit min. max. min. max. input capacitance clk c i1 2.5 3.5 2.5 4 pf a0 ~ a11, ba0, ba1, cke, cs , ras , cas , we , dqm ci 2 2.5 3.8 2.5 5 pf data input / output capacitance dq0 ~ dq7 c i/o 4 6.5 4 6.5 pf parameter symbol min. max unit note input leakage current i li -1 1 ua 1 output leakage current i lo -1 1 ua 2 output high voltage v oh 2.4 - v i oh = -2ma output low voltage v ol -0.4vi ol =+2ma output vtt=1.4v rt=250 50pf 50pf output dc output load circuit ac output load circuit
hy5v28c(l)f rev. 0.1/sep.01 8 dc characteristics ii (t a =0 to 70 c , v dd =3.3 0.3v, v ss =0v) note : 1.i dd1 and i dd4 depend on output loading and cycle rates. specified values are measured with the output open. 2.min. of trrc (refresh ras cycle time) is applied to hy5v28c(l)f-6/k/h/8/p/s which are listed on ac characteristic ii. 3.hy5v28cf-6/k/h/8/p/s 4.hy5v28clf-6/k/h/8/p/s parameter symbol test condition speed unit note -6 -k -h -8 -p -s operating current i dd1 burst length=1, one bank active t rc t rc (min), i ol =0ma 120 110 110 110 100 100 ma 1 precharge standby current in power down mode i dd2p cke v il (max), t ck = 15ns 2 ma i dd2ps cke v il (max), t ck = 1 precharge standby current in non power down mode i dd2n cke v ih (min), cs v ih (min), t ck = 15ns input signals are changed one time during 30ns. all other balls v dd -0.2v or 0.2v 15 ma i dd2ns cke v ih (min), t ck = input signals are stable. 15 active standby current in power down mode i dd3p cke v il (max), t ck = 15ns 5 ma i dd3ps cke v il (max), t ck = 5 active standby current in non power down mode i dd3n cke v ih (min), cs v ih (min), t ck = 15ns input signals are changed one time during 30ns. all other balls v dd -0.2v or 0.2v 30 ma i dd3ns cke v ih (min), t ck = input signals are stable. 20 burst mode operating current i dd4 t ck t ck (min), i ol =0ma all banks active cl=3 140 120 120 120 110 110 ma 1 cl=2 150 130 130 130 110 110 auto refresh current i dd5 t rrc t rrc (min), all banks active 240 220 220 200 200 200 ma 2 self refresh current i dd6 cke 0.2v 2ma3 800 ua 4
hy5v28c(l)f rev. 0.1/sep.01 9 ac characteristics i (ac operating conditions unless otherwise noted) note : 1.assume tr / tf (input rise and fall time ) is 1ns if tr & tf > 1ns, then [(tr+tf)/2-1]ns should be added to the parameter 2.access times to be measured with input signals of 1v/ns edge rate, from 0.8v to 2.0v if tr > 1ns, then (tr/2-0.5)ns should be added to the parameter parameter symbol -6 -k -h -8 -p -s unit note min max min max min max min max min max min max system clock cycle time cas latency = 3 tck3 6 1000 7.5 1000 7.5 1000 8 1000 10 1000 10 1000 ns cas latency = 2 tck2 10 7.5 10 10 10 12 ns clock high pulse width tchw 2.5 - 2.5 - 2.5 - 3 - 3 - 3 - ns 1 clock low pulse width tclw 2.5 - 2.5 - 2.5 - 3 - 3 - 3 - ns 1 access time from clock cas latency = 3 tac3 - 5.4 - 5.4 - 5.4 - 6 - 6 - 6 ns 2 cas latency = 2 tac2 - 6 - 5.4 - 6 - 6 - 6 - 6 ns data-out hold time toh 2.7 - 2.7 - 2.7 - 3 - 3 - 3 - ns data-input setup time tds 1.5 - 1.5 - 1.5 - 2 - 2 - 2 - ns 1 data-input hold time tdh 0.8 - 0.8 - 0.8 - 1 - 1 - 1 - ns 1 address setup time tas 1.5 - 1.5 - 1.5 - 2 - 2 - 2 - ns 1 address hold time tah 0.8 - 0.8 - 0.8 - 1 - 1 - 1 - ns 1 cke setup time tcks 1.5 - 1.5 - 1.5 - 2 - 2 - 2 - ns 1 cke hold time tckh 0.8-0.8-0.8- 1 - 1 - 1 - ns1 command setup time tcs 1.5 - 1.5 - 1.5 - 2 - 2 - 2 - ns 1 command hold time tch 0.8 - 0.8 - 0.8 - 1 - 1 - 1 - ns 1 clk to data output in low-z time tolz 1 - 1 - 1 - 1 - 1 - 1 - ns clk to data output in high-z time cas latency = 3 tohz3 2.7 5.4 2.7 5.4 2.7 5.4 3 6 3 6 3 6 ns cas latency = 2 tohz2 2.7 5.4 2.7 5.4 3 6 3 6 3 6 3 6 ns
hy5v28c(l)f rev. 0.1/sep.01 10 ac characteristics ii note : 1. a new command can be given trrc after self refresh exit. parameter symbol -6 -k -h -8 -p -s unit note min max min max min max min max min max min max ras cycle time operation trc 60 - 60 - 65 - 68 - 70 - 70 - ns auto refresh trrc 60 - 65 - 65 - 68 - 70 - 70 - ns ras to cas delay trcd 18 - 15 - 20 - 20 - 20 - 20 - ns ras active time tras 42 100k 45 100k 45 100k 48 100k 50 100k 50 100k ns ras precharge time trp 18 - 15 - 20 - 20 - 20 - 20 - ns ras to ras bank active delay trrd 12 - 15 - 15 - 16 - 20 - 20 - ns cas to cas delay tccd 1-1-1-1-1-1-clk write command to data-in delay twtl 0 - 0 - 0 - 0 - 0 - 0 - clk data-in to precharge command tdpl 2 - 2 - 2 - 1 - 1 - 1 - clk data-in to active command tdal 5 - 4 - 5 - 4 - 3 - 3 - clk dqm to data-out hi-z tdqz 2 - 2 - 2 - 2 - 2 - 2 - clk dqm to data-in mask tdqm 0-0-0-0-0-0-clk mrs to new command tmrd 2-2-2-2-2-2-clk precharge to data output hi-z cas latency = 3tproz33-3-3-3-3-3-clk cas latency = 2tproz22-2-2-2-2-2-clk power down exit time tpde 1 - 1 - 1 - 1 - 1 - 1 - clk self refresh exit time tsre 1-1-1-1-1-1-clk1 refresh time tref -64-64-64-64-64-64ms
hy5v28c(l)f rev. 0.1/sep.01 11 ibis specification i oh characteristics (pull-up) 66mhz and 100mhz pull-up voltage 100mhz min 100mhz max 66mhz min (v) i (ma) i (ma) i (ma) 3.45 -2.4 3.3 -27.3 3.0 0.0 -74.1 -0.7 2.6 -21.1 -129.2 -7.5 2.4 -34.1 -153.3 -13.3 2.0 -58.7 -197.0 -27.5 1.8 -67.3 -226.2 -35.5 1.65 -73.0 -248.0 -41.1 1.5 -77.9 -269.7 -47.9 1.4 -80.8 -284.3 -52.4 1.0 -88.6 -344.5 -72.5 0.0 -93.0 -502.4 -93.0 i ol characteristics (pull-down) 66mhz and 100mhz pull-down voltage 100mhz min 100mhz max 66mhz min (v) i (ma) i (ma) i (ma) 0.0 0.0 0.0 0.0 0.4 27.5 70.2 17.7 0.65 41.8 107.5 26.9 0.85 51.6 133.8 33.3 1.0 58.0 151.2 37.6 1.4 70.7 187.7 46.6 1.5 72.9 194.4 48.0 1.65 75.4 202.5 49.5 1.8 77.0 208.6 50.7 1.95 77.6 212.0 51.5 3.0 80.3 219.6 54.2 3.45 81.4 222.6 54.9 -600 -500 -400 -300 -200 -100 0 00.511.522.533.5 voltage (v) i (ma) ioh min (100mhz) ioh min (66mhz) ioh min (66 and 100mhz) 0 50 100 150 200 250 0 0.5 1 1.5 2 2.5 3 3.5 voltage (v) i (ma) i (ma) 100 min i (ma) 66 min i (ma) 100 max
hy5v28c(l)f rev. 0.1/sep.01 12 v dd clamp @ clk, cke, cs , dqm & dq v dd (v) i(ma) 0.0 0.0 0.2 0.0 0.4 0.0 0.6 0.0 0.7 0.0 0.8 0.0 0.9 0.0 1.0 0.23 1.2 1.34 1.4 3.02 1.6 5.06 1.8 7.35 2.0 9.83 2.2 12.48 2.4 15.30 2.6 18.31 v ss clamp @ clk, cke, cs , dqm & dq v ss (v) i (ma) -2.6 -57.23 -2.4 -45.77 -2.2 -38.26 -2.0 -31.22 -1.8 -24.58 -1.6 -18.37 -1.4 -12.56 -1.2 -7.57 -1.0 -3.37 -0.9 -1.75 -0.8 -0.58 -0.7 -0.05 -0.6 0.0 -0.4 0.0 -0.2 0.0 0.0 0.0 0 0 0 0 5 5 5 5 10 10 10 10 15 15 15 15 20 20 20 20 0 0 0 01 1 1 12 2 2 23 3 3 3 voltage voltage voltage voltage ma ma ma ma i (ma) minimum v dd clamp current (referenced to v dd ) -60 -60 -60 -60 -50 -50 -50 -50 -40 -40 -40 -40 -30 -30 -30 -30 -20 -20 -20 -20 -10 -10 -10 -10 0 0 0 0 -3 -3 -3 -3 -2.5 -2.5 -2.5 -2.5 -2 -2 -2 -2 -1.5 -1.5 -1.5 -1.5 -1 -1 -1 -1 -0.5 -0.5 -0.5 -0.5 0 0 0 0 voltage voltage voltage voltage ma ma ma ma i (ma) minimum v ss clamp current
hy5v28c(l)f rev. 0.1/sep.01 13 device operating option table hy5v28c(l)f-6 hy5v28c(l)f-k hy5v28c(l)f-h hy5v28c(l)f-8 hy5v28c(l)f-p hy5v28c(l)f-s cas latency trcd tras trc trp tac toh 166mhz(6ns) 3clks 3clks 7clks 10clks 3clks 5.4ns 2.7ns 143mhz(7ns) 3clks 3clks 6clks 9clks 3clks 5.4ns 2.7ns 133mhz(7.5ns) 2clks 3clks 6clks 9clks 3clks 5.4ns 2.7ns cas latency trcd tras trc trp tac toh 133mhz(7.5ns) 2clks 2clks 6clks 8clks 2clks 5.4ns 2.7ns 125mhz(8ns) 3clks 3clks 6clks 9clks 3clks 6ns 3ns 100mhz(10ns) 2clks 2clks 5clks 7clks 2clks 6ns 3ns cas latency trcd tras trc trp tac toh 133mhz(7.5ns) 3clks 3clks 6clks 9clks 3clks 5.4ns 2.7ns 125mhz(8ns) 3clks 3clks 6clks 9clks 3clks 6ns 3ns 100mhz(10ns) 2clks 2clks 5clks 7clks 2clks 6ns 3ns cas latency trcd tras trc trp tac toh 125mhz(8ns) 3clks 3clks 6clks 9clks 3clks 6ns 3ns 100mhz(10ns) 2clks 2clks 5clks 7clks 2clks 6ns 3ns 83mhz(12ns) 2clks 2clks 4clks 6clks 2clks 6ns 3ns cas latency trcd tras trc trp tac toh 100mhz(10ns) 2clks 2clks 5clks 7clks 2clks 6ns 3ns 83mhz(12ns) 2clks 2clks 5clks 7clks 2clks 6ns 3ns 66mhz(15ns) 2clks 2clks 4clks 6clks 2clks 6ns 3ns cas latency trcd tras trc trp tac toh 100mhz(10ns) 3clks 2clks 5clks 7clks 2clks 6ns 3ns 83mhz(12ns) 2clks 2clks 5clks 7clks 2clks 6ns 3ns 66mhz(15ns) 2clks 2clks 4clks 6clks 2clks 6ns 3ns
hy5v28c(l)f rev. 0.1/sep.01 14 command truth table note : 1. op code : operand code 2. v = valid, x = dont care, h = logic high, l= logic low, ra = row address, ca = column address. 3. the burst read sigle write mode is entered by programming the write burst mode bit (a9) in the mode register to a logic 1. command cken-1 cken cs ras cas we dqm addr a10/ ap ba note mode register set h x l l l l x op code 1 no operation h x hxxx xx lhhh bank active h x l l h h x ra v read hxlhlhxca l v read with autoprecharge h write hxlhllxca l v write with autoprecharge h precharge all banks hxllhlxx hx precharge selected bank lv burst stop h x l h h l x x dqm h x v x auto refresh h h l l l h x x burst-read-single- write h x llllx a9 ball high (other balls op code) mrs mode self refresh entry h l l l l h x x exit l h hxxx x lhhh precharge power down entry h l hxxx x x lhhh exit l h hxxx x lhhh clock suspend entry h l hxxx x x lvvv exit l h x x
hy5v28c(l)f rev. 0.1/sep.01 15 package information 54 ball 0.8mm pitch 8.3mm x 10.5mm fbga 10.50 6.40 0.80 8.30 0.80 6.40 1.070 0.340 0.450

▲Up To Search▲

Price & Availability of HY5V28CLF-H

	To Download HY5V28CLF-H Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .